[hdt] [patch] ~420 seconds in cpu_detect

Jim Cromie jim.cromie at gmail.com
Wed Apr 13 13:54:37 PDT 2011


Ah yes,

sitting in drafts.
Note the diff between your cache size and Memtests.
and between /proc/cpuino's model and your Model ID
I dont think the x86_64 is right either.

hth,
Jim


     Memtest86+ v4.10      | Pass  3% #
Pentium-MMX 266.6MHz        | Test  4% #
L1 Cache:   16K    227 MB/s | Test #3  [Moving inversions, 8 bit pattern]
L2 Cache: Unknown           | Testing:  188K -  128M  128M
L3 Cache:       None        | Pattern:   80808080
Memory  :  128M     81 MB/s |-------------------------------------------------
Chipset :


    under hdt, processor info is:

    Vendor    : National Semiconductor
    Model     : Geode(TM) Integrated Processor by
    L1 Cache  : 0K + 0K (I+D)
    L2 Cache  : 0K
    Family ID : 5
    Model  ID : 4
    Stepping  : 0
    SMP       : No
    x86_64    : Yes

    under linux, /proc/cpuinfo contains:
    processor   : 0
    vendor_id   : Geode by NSC
    cpu family  : 5
    model               : 9
    model name  : Unknown
    stepping    : 1
    cpu MHz             : 266.684



static const struct cpu_dev __cpuinitconst cyrix_cpu_dev = {
	.c_vendor	= "Cyrix",
	.c_ident	= { "CyrixInstead" },
	.c_early_init	= early_init_cyrix,
	.c_init		= init_cyrix,
	.c_identify	= cyrix_identify,
	.c_x86_vendor	= X86_VENDOR_CYRIX,
};

cpu_dev_register(cyrix_cpu_dev);

static const struct cpu_dev __cpuinitconst nsc_cpu_dev = {
	.c_vendor	= "NSC",
	.c_ident	= { "Geode by NSC" },
	.c_init		= init_nsc,
	.c_x86_vendor	= X86_VENDOR_NSC,
};

cpu_dev_register(nsc_cpu_dev);



More information about the HDT mailing list